



Broadcom NetXtreme Ethernet Adapter Linux Diagnostic User's Guide

Oct/27/2011

Version : 2.12

Prepared by: Tak Tomita

Updated by: Paul Nguyen, Austin Hui, Carlton Joseph, Tony Hsiao

Copyright © 2000-2011 Broadcom Corporation
All Rights Reserved

No part of this document may be reproduced, in any form or by any means, without permission in writing from Broadcom Corporation.

Broadcom Corporation reserves the right to make changes to the products or information contained in this document without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Epigram, InsideLine, and iLine10 are trademarks of Broadcom Corporation.

Broadcom Corporation
5300 California Ave
Irvine, CA 92617

www.broadcom.com

TABLE OF CONTENTS

1	INTRODUCTION	6
2	DIAGNOSTIC TESTS	7
2.1	TEST NAMES AND DESCRIPTIONS	7
2.2	REGISTER TESTS	8
2.2.1	A1. Indirect Register Test	8
2.2.2	A2. Control Register Test.....	8
2.2.3	A3. Interrupt Test.....	8
2.2.4	A4. PCI Cfg Register Test.....	8
2.2.5	A5. MII Test.....	9
2.3	MEMORY TESTS.....	9
2.3.1	B1. Scratch Pad Test.....	9
2.3.2	B2. BD SRAM Test	9
2.3.3	B4. MBUF SRAM Test.....	10
2.3.4	B6. CPU General Purpose Register	10
2.4	MISC TESTS	10
2.4.1	C1. NVRAM Test	10
2.4.2	C2. CPU Test.....	10
2.4.3	C3. ASF Test.....	10
2.5	DATA TESTS	11
2.5.1	D1. Mac Loopback Test.....	11
2.5.2	D2. Phy Loopback Test.....	11
2.5.3	D3. External Loopback Test.....	11
2.6	APE REGISTERS TESTS – F GROUP.....	12
2.6.1	F1. Indirect APE Ctrl Register Test	12
2.6.2	F2. APE Control Register Test.....	12
2.6.3	F3. Indirect APE Peripheral Register Test.....	12
2.6.4	F4. APE Peripheral Register Test.....	13
2.6.5	F5. APE Scratch Pad Test.....	13
2.6.6	F6. APE Shared Memory Test.....	13
2.6.7	F7. APE Shared Memory Indirect Access Test	14
2.6.8	F8. APE Mutex Register Test.....	14
2.7	APE DIAGNOSTICS TESTS – G GROUP	14
2.7.1	G1. APE CPU Memory Test.....	14
2.7.2	G2. APE CPU Packet Test.....	15
2.7.3	G3. APE CPU SMBus Loopback Test.....	15
2.7.4	G4. APE CPU GPIO Register Test.....	15
2.7.5	G5. APE CPU Event Register Test.....	15
2.7.6	G6. APE CPU Mutex Register Test.....	15
2.7.7	G7. APE CPU Timers Test.....	16
2.7.8	G8. APE CPU GRC Reset Test	16
3	COMMAND LINE OPTION PARAMETERS	17
4	USER COMMANDS.....	18
5	TEST AND FUNCTIONS DESCRIPTION	20
5.1	VPDREAD	20
5.2	VPDWRITE.....	20

5.3	VPDINFO	20
5.4	SECFG	20
5.5	DIR	38
5.6	SEMAP	38
5.7	SECHKSUM	38
5.8	SERead	38
5.9	SEWRITE	39
5.10	ERASE	39
5.11	SEPRG	40
5.12	UPGFRM	40
5.13	PXEPRG	41
5.14	SETWOL	41
5.15	SETPXE	41
5.16	SETMAN	42
5.17	SETMBA	42
5.18	SETASF	42
5.19	ASFPRG	42
5.20	SEDUMP	43
5.21	SECOMP	43
5.22	ASFCFG	43
5.23	HALT	44
5.24	DISASM	44
5.25	U	44
5.26	STEP	44
5.27	GO	44
5.28	BREAKPOINT	44
5.29	BP	45
5.30	READ	45
5.31	WRITE	46
5.32	ERRCTRL	47
5.33	NICTEST	47
5.34	DIAGCFG	47
5.35	TESTE	50
5.36	TESTD	50
5.37	MEMTEST	50
5.38	MIITEST	51
5.39	INTRTEST	51
5.40	REGTEST	51
5.41	ASFTTEST	52
5.42	PKTTEST	52
5.43	CPUTEST	52
5.44	QUIT	53
5.45	EXIT	53
5.46	HELP	53
5.47	?	53
5.48	LOOP	53
5.49	LOG	54
5.50	NOLOG	54
5.51	VERSION	54
5.52	DEVICE	54
5.53	VAR	55
5.54	DO	55
5.55	DELVAR	55
5.56	VERBOSE	55

5.57	SHELL	56
5.58	RESET	56
5.59	DINFO	56
5.60	SUSPEND	56
5.61	RESUME	56
5.62	ASF	57
6	ERROR MESSAGES	58
7	TCL ENVIRONMENT VARIABLES	62
7.1	NX1	62
7.2	SYS	64
8	BIN FILE HISTORY	65

1 Introduction

This document provides details of the Broadcom Linux Diagnostic. In order to run the Broadcom Linux diagnostic the following requirements must be met.

- A Power PC system that uses Linux SuSE Enterprise Server 8.0 or newer versions, or an Intel-based (32-bit or 64-bit) machine running Redhat 8.0 or newer versions.
- The system has a Broadcom NIC card.
- A command shell (sh, csh, tcsh, bash, etc) is required to interface with the text based diagnostics tool.
- The Broadcom driver version 7.1.11 or greater has be loaded, and the device has to be in the “up” state, for all devices that need to be tested via the diagnostics.
- The b57ldiagp (PPC), b57ldiagi (x86) or b57ldiagi64(AMD-x64) executable has to be run as root.
- Before running any of the diagnostic tests, on a new device with a blank NVRAM, the user must program the NVRAM of the device using the "seprg" command. Not programming the device's NVRAM will cause diagnostics to run very slow.

NOTES – The diagnostics online help takes precedence over this document.

2 Diagnostic Tests

The tests are divided into four groups: Register Tests, Memory Tests, Miscellaneous Tests, and Data Tests. They numbered as group 'A', 'B', 'C', 'D', 'F' and 'G'.

Note: For few special scenarios, not all tests are supported. Please refer to online help for more information.

2.1 Test Names and Descriptions

The lists of each group are shown as below. Their detailed explanation will be described later.

Group A. Register Tests

- A1. Indirect Register Access
- A2. Control Registers
- A3. Interrupt
- A4. PCI Cfg Registers
- A5. MII Registers

Group B. Memory Tests

- B1. Scratch Pad
- B2. BD SRAM
- B3. MBUF SRAM
- B4. CPU General Purpose Registers

Group C. Miscellaneous Tests

- C1. NVRAM
- C2. CPU
- C3. ASF

Group D. Driver Associated Tests

- D1. Mac Loopback
- D2. Phy Loopback
- D3. External Loopback

Group F. . (valid on APE enabled NetXtreme Controllers only)

- F1. Indirect APE Ctrl Register Test
- F2. APE Control Register Test
- F3. Indirect APE Peripheral Register Test
- F4. APE Peripheral Register Test
- F5. APE Scratch Pad Test
- F6. APE Shared Memory Test
- F7. APE Shared Memory Indirect Access Test
- F8. APE Mutex Register Test

Group G. (valid on APE enabled NetXtreme Controllers only)

- G1. APE CPU Memory Test
- G2. APE CPU Packet Test
- G3. APE CPU SMBus Loopback Test
- G4. APE CPU GPIO Register Test
- G5. APE CPU Event Register Test
- G6. APE CPU Mutex Register Test
- G7. APE CPU Timers Test
- G8. APE CPU GRC Reset Test

2.2 Register Tests

2.2.1 A1. Indirect Register Test

Command: regtest -i

Function: Using indirect addressing method, writing increment data into MAC hash Register table and read back for verification. The memory read/write is done 100 times while increment test data.

Default: Test Enabled

2.2.2 A2. Control Register Test

Command: regtest

Function: Each Register specified in the configuration contents read only bit and read/write bit defines. The test writing zero and one into the test bits to insure the read only bits are not changed, and read/write bits are changed accordingly.

Default: Test Enabled.

2.2.3 A3. Interrupt Test

Command: intrtest

Function: This test verifies the interrupt functionality. It enables interrupt and waits for interrupt to occur.

Default: Enabled

2.2.4 A4. PCI Cfg Register Test

Command: nictest a4

Function: This test verifies the access integrity of the PCI config registers.

2.2.5 A5. MII Test

Command: miitest

Function: The function is identical to A2. Control Register Test. Each Register specified in the configuration contents read only bit and read/write bit defines. The test writing zero and one into the test bits to insure the read only bits value are not changed, and read/write bits are changed accordingly.

Default: Test Enabled.

2.3 Memory Tests

2.3.1 B1. Scratch Pad Test

Command: memtest -s

Function: This test tests the scratch pad SRAM on board. The following tests are performed:

Data Pattern Test: Write test data into SRAM, read back to ensure data is correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Alternate Data Pattern Test: Write test data into SRAM. Write complement test data into next address. Read back both data to insure the data is correct. After the test, the program reads back data one more time to insure the data stays correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Address Test: Write each address with unique increment data. Read back data to insure data is correct. After fill the entire data with the unique data, the program reads back data again to insure data stays the same.

WalkingOne bit Test: For each address. Data one is written and read back for testing. Then shift the data left one bit, so the data becomes two and do the same test again. It repeats for 32 times until the test bit is shifted out of test data. The same is test is repeated for entire test range.

Pseudo Random Data Test: A pre-calculated pseudo random data is used to write a unique data into each test RAM. After the first pass the test, the program reads back one more time to insure data stays correct.

Default: Enabled

2.3.2 B2. BD SRAM Test

Command: memtest -b

Function: This test tests the BD SRAM. This performs exact the same way of testing as described in B1. Scratch Pad Test.

Default: Enabled

2.3.3 B4. MBUF SRAM Test

Command: memtest -m

Function: It tests MBUF SRAM by performing the tests described in test B1. The Scratch Pad Test.

Default: Enabled

2.3.4 B6. CPU General Purpose Register

Command: memtest -p

Function: It tests SRAM locations, use by the CPU as General Purposes Registers, by performing the tests described in test B1. The Scratch Pad Test.

Default: Enabled

2.4 Misc Tests

2.4.1 C1. NVRAM Test

Command: nictest c1

Function: An increment test data is used in EEPROM test. It fills the test data into the test range and read back to verify the content. After the test, it fills data with zero to clear the memory.

Default: Enabled

2.4.2 C2. CPU Test

Command: cputest

Function: This test opens the file cpu.bin. If file exists and content is good, it loads code to rx and tx CPU and verifies CPU execution.

Default: Enabled

2.4.3 C3. ASF Test

Command: nictest c3

Function:

1. **Reset test.**
Setting reset bit, poll for self-clearing. Verify reset value of registers.

2. Event Mapping Test

Setting SMB_ATTN bit. By changing ASF_ATTN LOC bits, verify the mapping bits in TX_CPU or RX_CPU event bits.

3. Counter Test

Clear WG_TO, HB_TO, PA_TO, PL_TO, RT_TO bits by setting those bits. Make sure the bits clear.

Clear Timestamp Counter. Writing a value 1 into each PL, PA, HB, WG, RT counters. Set TSC_EN bit.

Poll each PA_TO bit and count up to 50 times. Check if PL_TO gets set at the end of 50 times. Continue to count up to 200 times. Check if all other TO bits are set and verify Timestamp Counter is incremented.

2.5 Data Tests

2.5.1 D1. Mac Loopback Test

Command: pkttest -m

Function: This is internal loopback data transmit/receive test. It initializes MAC into internal loopback mode, and transmits 200 packets. The data should be routed back to receive channel and receive by the receive routine, which verifies the integrity of data. One Giga bit rate is used for this test.

Default: Enabled

Note: This test is not available for 5718, 5719 and 5720.

2.5.2 D2. Phy Loopback Test

Command: pkttest -p

Function: This test is same as D1. Mac Loopback Test except, the data is routed back via physical layer device.

Default: Enabled

Note: Only 1000Mbps is tested if DUT has a fiber media.

2.5.3 D3. External Loopback Test

Command: pkttest -e

Function: This test is same as D1. Mac Loopback Test except, the data is routed back via a loopback RJ45 connector

Default: Enabled

Note: Only 1000Mbps is tested if DUT has a fiber media.

NOTE: The following tests in test groups F and G are only enabled for NetXtreme Ethernet Controllers which support the Application Processing Engine (APE).

2.6 APE Registers Tests – F Group

2.6.1 F1. Indirect APE Ctrl Register Test

Command: nictest f1

Function: Using indirect addressing method, incremented data is written into APE control registers and read back for verification. The memory read/write is done 100 times while incrementing test data.

Default: Disabled

2.6.2 F2. APE Control Register Test

Command: nictest f2

Function: Each Register specified in the APE control register block is tested for read only bits and read/write bits. The test writes zeroes and ones into the test bits to insure the read only bits are not changed, and read/write bits are changed accordingly.

Default: Disabled

2.6.3 F3. Indirect APE Peripheral Register Test

Command: nictest f3

Function: Using indirect addressing method, incremented data is written into APE Peripheral registers and read back for verification. The memory read/write is done 100 times while incrementing test data.

Default: Enabled

2.6.4 F4. APE Peripheral Register Test

Command: nictest f4

Function: Each Register specified in the APE Peripheral register block is tested for read only bits and read/write bits. The test writes zeroes and ones into the test bits to insure the read only bits are not changed, and read/write bits are changed accordingly.

Default: Enabled

2.6.5 F5. APE Scratch Pad Test

Command: nictest f5

Function: This test tests the APE scratch pad SRAM on the APE enabled NetXtreme controllers. The following tests are performed:

Data Pattern Test: Write test data into SRAM, read back to ensure data is correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Alternate Data Pattern Test: Write test data into SRAM. Write complement test data into next address. Read back both data to insure the data is correct. After the test, the program reads back data one more time to insure the data stays correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Address Test: Write each address with unique increment data. Read back data to insure data is correct. After filling the entire memory length with the unique data, the program reads back the data again to insure data stays the same.

Walking Bit Test: For each address location, starting at bit 0, each bit is set, tested and then shifted left by one. This process is repeated for each of the 32 bits in each address location in the entire memory test range.

Pseudo Random Data Test: A pre-calculated pseudo random data is used to write a unique data into each test RAM. After the first pass the test, the program reads back one more time to insure data stays correct.

Default: Enabled

2.6.6 F6. APE Shared Memory Test

Command: nictest f6

Function: Performs memory data verification tests on the APE Shared Memory. This test uses the same the method of testing as described in F5. APE Scratch Pad Test.

Default: Enabled

2.6.7 F7. APE Shared Memory Indirect Access Test

Command: nictest f7

Function: Performs memory data verification tests using Indirect Addressing Method, on the APE Shared Memory. This test uses the same the method of testing as described in F5. APE Scratch Pad Test.

Default: Enabled

2.6.8 F8. APE Mutex Register Test

Command: nictest f8

Function: Each of the registers in the APE Mutex Register block is tested to verify that each bit set in the Mutex Request register can acquire a corresponding grant bit in its paired Mutex Grant register. After each grant bit is set it is written with back to verify the grant bit can be cleared.

Default: Disabled

2.7 APE Diagnostics Tests – G Group

2.7.1 G1. APE CPU Memory Test

Command: nictest g1

Function: This test executes a series of memory tests using the APE CPU.

Data Pattern Test: Write test data into SRAM, read back to ensure data is correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Alternate Data Pattern Test: Write test data into SRAM. Write complement test data into next address. Read back both data to insure the data is correct. After the test, the program reads back data one more time to insure the data stays correct. The test data used is 0x00000000, 0xffffffff, 0xaa55aa55, and 0x55aa55aa.

Address Test: Write each address with unique increment data. Read back data to insure data is correct. After fill the entire data with the unique data, the program reads back data again to insure data stays the same.

WalkingOne bit Test: For each address. Data one is written and read back for testing. Then shift the data left one bit, so the data becomes two and do the same test again. It repeats for 32 times until the test bit is shifted out of test data. The same is test is repeated for entire test range.

Pseudo Random Data Test: A pre-calculated pseudo random data is used to write a unique data into each test RAM. After the first pass the test, the program reads back one more time to insure data stays correct.

Default: Enabled

2.7.2 G2. APE CPU Packet Test

Command: nictest g2

Function: An Ethernet packet is transmitted via internal loopback from the APE CPU and verified for data integrity and that packet interrupts are generated.

Default: Enabled

2.7.3 G3. APE CPU SMBus Loopback Test

Command: nictest g3

Function: This test sends and receives SMBus messages from the APE CPU via loopback on the SMBus controllers and verifies that correct data was received. (Requires loopback jumpers to be installed).

Default: Disabled

2.7.4 G4. APE CPU GPIO Register Test

Command: nictest g4

Function: This test writes zeroes and ones to the GPIO output pins via the APE CPU to insure the bits are changed accordingly and that GPIO state change interrupts are generated.

Default: Disabled

2.7.5 G5. APE CPU Event Register Test

Command: nictest g5

Function: In this test the APE CPU writes to the APE event registers to verify that each event state can generate a corresponding interrupt.

Default: Enabled

2.7.6 G6. APE CPU Mutex Register Test

Command: nictest g6

Function: Each of the registers in the APE Mutex Register block is tested from the APE CPU. This test verifies that each bit set in the Mutex Request register can acquire a

corresponding grant bit in its paired Mutex Grant register. After each grant bit is set it is written with back to verify the grant bit can be cleared.

Default: Enabled

2.7.7 G7. APE CPU Timers Test

Command: nictest g7

Function: This test each of the APE internal timer registers using the APE CPU. The test verifies that the timers are functioning and within acceptable tolerances.

Default: Enabled

2.7.8 G8. APE CPU GRC Reset Test

Command: nictest g8

Function: This test verifies that the GRC port interrupt function can be detected via the APE CPU.

Default: Enabled

3 Command line option parameters

When user invokes the diagnostic program, optional parameters can be used to configure the operation of the program. This section summarizes the options. At present only one option is available.

-do <filename> executes a script file of <filename>

Use the -do option to execute a script file containing diagnostics commands. The “User Commands” section below describes the diagnostics commands. The b57diag_scripts.pdf provides detail of the script file.

4 User Commands

The user commands are subdivided into the following groups: vpd, nvram, mem, test and misc.

Command Group vpd

vpdwrite	Write VPD Memory
vpdread	Read VPD Memory
vpdinfo	Show VPD information

Command Group nvram

secfg	Configure NVRAM
dir	Display file directory in NVRAM
semap	Display NVRAM usage
sechksum	Check/Update Serial NVRAM checksum
seread	Read NVRAM
sewrite	Write NVRAM
erase	Erase file from directory in NVRAM
seprg	Program NVRAM
upgfrm	Upgrade PXE or Boot Code from a File
pxeprg	Upgrade PXE from a File
setwol	Enable/Disable WOL
setpxe	Enable/Disable PXE
setmba	Enable Multiple Boot Agent
setasf	Enable/Disable ASF
asfprg	Program asf firmware into NVRAM
sedump	Dump NVRAM content to a file
secomp	compare eeprom content against the file
asfcfg	Configure ASF in NVRAM

Command Group cpu

halt	Halt CPU
disasm	Disassemble MIP instructions
u	Alias of disasm command
step	Step MIP instructions
go	start CPU
breakpoint	set current CPU breakpoint
bp	Alternate command for breakpoint

Command Group mem

read	Read Memory
write	Write Memory

Command Group test

errctrl	Configure Error Control Setting
nictest	Run a set of NIC Tests
diagcfg	Diagnostics Configuration
teste	Enable Test

testd	Disable Test
memtest	Run Memory Test
miitest	Run MII Memory Test
intrtest	Run Interrupt Test
regtest	Run Register Test
asftest	ASF Test
pktttest	Run Packet Tests
cputest	Run CPU Test

Command Group misc

quit	Exit the System
exit	Exit the System
help	Display the Commands Available
?	Alternate Help Command
loop	Loop on command
log	Open Logfile
nolog	Close the Current Logfile
version	Display Program Version
device	Show or Change Active Device
var	Display current variables
do	Excute command from a file
delvar	Delete all local variables
verbose	change verbose setting
shell	Execute system shell command
reset	Device Reset
dinfo	Display Driver Information
suspend	Suspend Driver
resume	Suspend Driver

Command Group asf

asf	run asf monitor program with option to Load asf firmware image
-----	--

5 Test and Functions Description

5.1 vpdread

cmd: vpread

Description: Read data from VPD storage

Syntax: vpdread start[-end | len]

Address range : 0x00 – 0xFF

num_byte : 256 (max)

5.2 vpdwrite

cmd: vpdwrite

Description: Write data to VPD storage.

Syntax: vpdwrite <start[-end | len] value> | <filename>

File format:

Address range: 0x00 – 0xFF

num_bytes: 256 (max)

If only one argument is entered, filename is assumed. Otherwise, 'start [len] value' format must be used.

5.3 vpdinfo

cmd: vpdinfo

Description: Show VPD information.

Syntax: vpdinfo

5.4 secfg

cmd: secfg

Description: Configure NVRAM

If selected program with defaults (-f=1), eeprom.bin must be found in the same directory of b57diag.exe.

Syntax: secfg

Options:

-f : force to program with defaults

Example: (For Boot Code)

1 Program Serial EEPROM with default values.

0:> secfg

Reading current NVRAM ... OK

Validating content...

```
1. MAC Address : 00:10:18:04:1a:36
2. Power Dissipated (D3:D2:D1:D0) : 10:0:0:100
3. Power Consumed (D3:D2:D1:D0) : 10:0:0:100
4. Vendor ID : 14E4
5. Vendor Device ID : 1653
6. Subsystem Vendor ID : 14E4
7. Subsystem Device ID : 1653
8. PXE { Enable(1), Disable(2) } : Disable
9. PXE Link Speed { Auto(0),10HD(1),10FD(2)
    100HD(3),100FD(4) } : Auto
10. Magic Packet WoL { Enable(1), Disable(2) } : Disable
11. Product Name : Broadcom NetXtreme Gigabit Ethernet Controller
12. Part Number : BCM95705A50
13. Engineering Change : 106679-15
14. Serial Number : 0123456789
15. Manufacturing ID : 14e4
16. Asset Tag : XYZ01234567
17. Part Revision : A0
18. Voltage { 1.3V(0), 1.8V(1) } : 1.8V
19. Force PCI Mode { Enable(1),Disable(2) } : Disable
20. PHY Type { Copper(1),Fiber(2) } : Copper
21. Led Mode { Phy Model (1),Phy Mode2 (2)} : Phy Model1
23. Max PCI Retry {0-7, 8=auto} : 8
24. ASF { Enable(1), Disable(2) } : Disable
25. Dual MAC mode {Normal(0), MAC_B only(1)
    MAC_A only(2), XBAR(3), swap(4), swapXBAR(7)} : 0
26. MBA Boot Protocol {PXE(0), RPL(1), BOOTP(2)} : 0
27. MBA Bootstrap Type
    {Auto(0), BBS(1), Int18(2), Int19(3)} : 0
28. MBA Delay Time (0-15) : 0
29. Expansion ROM size { 64k(0), 128k(1), 256k(2),
    512k(3), 1M(4), 2M(5), 4M(6), 8M(7), 16M(8) } : 0
30. Design Type: {NIC(0), LOM(1)} : NIC
31. Read only VPD Vendor Specific Data (V0) :
32. Read/Write VPD Vendor Specific Data (V1) :
33. Reversed Nway {No(0), Yes(1)} : No
34. Limit WoL Speed to 10 {No(0), Yes(1)} : No
35. Fiber WoL Capable {No(0), Yes(1)} : No
36. Clock-Run Setting {Disable(0), Enable(1)} : Disable
37. Enable PHY Auto Powerdown {No(0), Yes(1)} : No
38. Disable PowerSaving capability {No(0),Yes(1)} : No
39. Hide MBA Setup Prompt {Disable(0), Enable(1)} : Disabled
40. MBA Setup Hot Key {Ctrl-S(0),Ctrl-B(1)} : 0
41. Capacitive Coupling (5705 only)
    {Disable(0), Enable(1)} : Disabled
42. SERDES TX Drvr Pre-Emp - Primary (5704 only) : 0
43. SERDES TX Drvr Pre-Emp - Second (5704 only) : 0
44. SERDES TX Drvr Pre-Emp - ENABLE (5704 only)
    {Disable(0), Enable(1)} : Disabled
46. Encoded Hot Plug Power Value 1 & 2 For NIC : 00000000
```

```

47. Encoded Hot Plug Power Value 3 & 4 For NIC      : 00000000
48. Encoded Hot Plug Power Value 5 & 6 For NIC      : 00000000
49. Encoded Hot Plug Power Value 7 & 8 For NIC      : 00000000
50. Hot Plug Power {Disable(0), Enable(1)}          : Disabled
51. Pri. Port SMB Address (ASF/IPMI)                 : A4
52. Sec. Port SMB Address (IPMI)                    : A6
53. Cable Sense/Low Power Energy Detect {Disable(0), Enable(1)} : Disabled
54. GPIO 0 Config {Input(0), Output Hi(1),
    Output Lo(2)}                                   : Input
55. GPIO 2 Config {Input(0), Output Hi(1),
    Output Lo(2)}                                   : Input
56. L1ASPM Debounce En {Disable(0), Enable(1)}      : Disabled
57. Link Aware Mode {Disable(0), Enable(1)}          : Enabled
58. Link Speed Power {Disable(0), Enable(1)}         : Enabled
59. Link Idle Mode {Disable(0), Enable(1)}           : Enabled
60. NCSI pkg ID assign method {GPIO(0), NVRAM(1)}    : GPIO
61. NCSI pkg ID assign value                        : 0
62. NCSI BMC connection method {RMII(0), SMBus(1)}  : RMII
63. NCSI SMBus Speed {100(0), 400(1)Khz}            : 100Khz
64. NCSI NC SMBus Slave Address                     : 00
65. NCSI BMC SMBus Slave Address                    : 00
66. MSI_X Vectors {17 Vectors(0), 5 Vectors(1)}     : 17
68. PCIe Tx de-emphasis setting
   { 0 dB(0), -3.5 dB(1), -6 dB(2), rsv(3) }       : -3.5 dB
69. Force Expansion ROM Advertisement {Disable(0), Enable(1)} : Disabled
75. ECC Error Reset Enable {Disable(0), Enable(1)}   : Disabled
81. EEE Mode { Disable(0), Enable(1)}                : Disabled

```

Enter your choice (option=paramter/save/cancel) ->

Description of above parameters:

To enter the 'secfg' menu shown above a user type in 'secfg' at the diagnostics command line. A menu is present to the user showing the 'secfg' options shown above. A user can change the 'secfg' parameter by entering the option number, followed by an equal sign, and then followed by the parameter selected. To enable ASF (option 24) a user would enter "24=1" at the DOS diagnostics 'secfg' command line, which would look like the following: "Enter your choice (option=paramter/save/cancel) -> 24=1".

The tables below provide details for each parameter of the 'secfg' options. The top right of each table has the word "Configure" or "Reference". "Configure" signifies that the option is used to configure the operating characteristics of the device or default values of registers in the device. "Reference" signifies that the option is used for display purposes and does not affect the operating characteristics of the device or default values of registers in the device.

1	MAC Address	Configure
Description: MAC address of the device.		
2	Power Dissipated (D3:D2:D1:D0)	Reference
Description: Power dissipated in D3-0 states.		
3	Power Consumed (D3:D2:D1:D0)	Reference
Description: Power consumed in D0-2 states.		

4	Vendor ID	Configure
Description: PCI Vendor ID. Default 0x14e4.		
5	Device ID	Configure
Description: PCI Device ID.		
6	Subsystem Vendor ID	Configure
Description: PCI Subsystem PCI Vendor ID.		
7	Subsystem Device ID	Configure
Description: PCI Subsystem PCI Device ID.		
8	PXE	Configure
Description: Enable the Pre-Boot Execution Environment (PXE) by using this option. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
Enable(1)	When PXE is enable the expansion ROM enable bit in the PCI configuration space is set for system boot up. The user has to make sure the PXE code is loaded into the non-volatile memory by using the "loadpxe" command.	
Disable(2)	When PXE is disable the expansion ROM enable bit in the PCI configuration space is cleared for system boot up. The PXE code does NOT have to been load into the non-volatile memory of the device.	
9	PXE Link Speed	Configure
Description: Pre-Boot Execution Environment line configuration is specified using the parameters below. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
Auto(0)	PXE auto detects the link configuration.	
10HD(1)	PXE uses a 10 Mbits/s, half duplex line configuration.	
10FD(2)	PXE uses a 10 Mbits/s, full duplex line configuration.	
100HD(3)	PXE uses a 100 Mbits/s, half duplex line configuration.	
100FD(4)	PXE uses a 100 Mbits/s, full duplex line configuration.	
10	Magic Packet WoL	Configure
Description: A system can be configured to power-on when a Magic Packet is received.		
Enable(1)	The device will assert the pme signal, to power on the system, when a magic packet is received.	
Disable(2)	Magic packets are ignored.	
Note: A driver can setup the WoL behavior of a device and the value programmed into this location is ignored.		
11	Product Name	Reference
Description: VPD Produce description string.		
12	Part Number	Reference
Description: VPD part number..		

13	Engineering Change	Reference
Description: VPD engineering change.		
14	Serial Number	Reference
Description: VPD serial number.		
15	Manufacturing ID	Reference
Description: VPD manufacturing ID.		
16	Asset Tag	Reference
Description: VPD asset tag.		
17	Part Revision	Reference
Description: VPD part revision.		
18	Voltage	Configure
Description: Device voltage source.		
1.3V(0)	Selects a 1.3V source.	
1.8V(1)	Selects a 1.8V source.	
19	Force PCI Mode	Configure
Description: PCI bus operational mode configuration.		
Enable(1)	When enabled the device uses PCI mode, instead of PCI-X, independent of the capabilities of the slot the device is plugged into.	
Disable(2)	When disabled the device uses the PCI mode of the slot the device is plugged into; if the device is capable of operating in the required mode.	
20	PHY Type {option no longer supported}	Configure
Description: PHY line type configuration.		
Copper(1)	The communication medium is copper.	
Fiber(2)	The communication medium is fiber.	
21	Led Mode	Configure
Description: A device can be configured to use one LED to indicate speed and activity or three LEDs. Use a devices data sheet to verify the LED modes supported by a devices and for exceptions to the LED modes described below.		
Phy Mode1 (1)	Three LEDs are used for 10/100/1000 Mbits/s and each is driven individually by the device.	

Phy Mode2 (2)	One LED is used for 10/100/1000 Mbits/s and is connected as described below.												
	5700/01 – The Link10 line will indicate link for all speeds. Link100 and Link1000 will encode the line speed as show in the following table:												
	<table><tr><td>Link 100</td><td>Link 1000</td><td>Speed</td></tr><tr><td>0</td><td>0</td><td>10 Mbits/s</td></tr><tr><td>1</td><td>0</td><td>100 Mbits/s</td></tr><tr><td>0</td><td>1</td><td>1000 Mbits/s</td></tr></table>	Link 100	Link 1000	Speed	0	0	10 Mbits/s	1	0	100 Mbits/s	0	1	1000 Mbits/s
	Link 100	Link 1000	Speed										
	0	0	10 Mbits/s										
1	0	100 Mbits/s											
0	1	1000 Mbits/s											
For all other 57xx devices the three link lines operate in an open drain configuration and can be tied together with a pull up resistor to control a LED.													

23	Max PCI Retry	Configure
Description:		
The maximum number of time to retry an aborted PCI operation.		
0-7	The number of MAX PCI retries is force by the users configuration.	
8=auto	The MAX PCI retry field is selected dynamically by firmware based on PCI bus type detected.	

24	ASF	Configure
Description:		
The functionality of Alert Standard Format (ASF) is enabled by this option.		
Enable(1)	If the ASF/NCSI code is loaded in NVRAM it is loaded and executed by the device.	
Disable(2)	No ASF/NCSI functionality is provided when disable.	

25	Dual MAC mode	Configure
Description:		
This option is only valid for a dual port device such as a 5704. The physical ports will be named MAC_A an MAC_B for the discussion below.		
Normal(0)	MAC_A and MAC_B are available and are supported as PCI function 0 & 1.	
MAC_B only(1)	MAC_B is available and is supported as PCI function 0. MAC_A is disable.	
MAC_A only(2)	MAC_A is available and is supported as PCI function 0. MAC_B is disable.	
XBAR mode(3)	MAC_A and MAC_B are available and are supported as PCI function 0. MAC_A is the primary device and MAC_B is mapped in the space of MAC_A. To the OS and BOIS this looks like one port. The driver will trunk the two ports together as one logical port which allows for load balancing, failover/recovers, turbo-teaming, etc.	
swap(4)	Physical port MAC_A and MAC_B are available and are supported as PCI function 1 and 0 respectively.	
swapXBAR(7)	MAC_A and MAC_B are available and are supported as PCI function 0. MAC_B is the primary device and MAC_A mapped in the space of MAC_B. To the OS and BOIS this looks like one port. The driver will trunk the two ports together as one logical port which allows for load balancing, failover/recovers, turbo-teaming, etc.	

26	MBA Boot Protocol	Configure
Description:		
Select a Multiple Boot Agent. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
PXE(0)	PreBoot Execution Environment (PXE) is the boot protocol.	
RPL(1)	Remote Program Load (RPL) is the boot protocol.	

BOOTP(2)	Boot Protocol (BOOTP) is the boot protocol.
iSCSI(3)	iSCSI is the boot protocol.

27	MBA Bootstrap Type	Configure
Description: The BIOS bootstrap methods listed below are supported. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
Auto(0)	Automatically configured use one of the methods below.	
BBS(1)	A BIOS that supports the BIOS Boot Specification (BBS) can initiate the bootstrap method via the expansion ROMs Bootstrap Entry Vector.	
Int18(2)	A INT18 is used to initiate the bootstrap method.	
Int19(3)	A INT19 is used to initiate the bootstrap method.	

28	MBA Delay Time	Configure
Description: The amount of time the MBA boot message is displayed, in order to give a user the option to enter the BOOT parameter configuration screen.		
0-15	The number of seconds the MBA banner is displayed.	

29	Expansion ROM size	Configure
Description: This value determines the size of the expansion ROM. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
64k(0)	Advertises 64k expansion ROM size.	
128k(1)	Advertises 128k expansion ROM size.	
256k(2)	Advertises 256k expansion ROM size.	
512k(3)	Advertises 512k expansion ROM size.	
1M(4)	Advertises 1M expansion ROM size.	
2M(5)	Advertises 2M expansion ROM size.	
4M(6)	Advertises 4M expansion ROM size.	
8M(7)	Advertises 8M expansion ROM size.	
16M(8)	Advertises 16M expansion ROM size.	

30	Design Type	Configure
Description: Select NIC or LOM based Ethernet controller.		
NIC(0)	Option selected for a plug in network interface card.	
LOM(1)	Option selected for a LAN on motherboard.	
Note: The firmware and the drivers use this to determine the operational characteristics of a device. For example, on a LOM GPIO2 is tied to the SEEPROM write protect pin and on a NIC GPIO 1 and 2 is used to switch between main and auxiliary power for wake on LAN functionality.		

31	Read only VPD Vendor Specific Data (V0)	Reference
Description: VPD V0 value. Data field provided for the customer.		

32	Read/Write VPD Vendor Specific Data (V1)	Reference
Description: VPD V1 value. Data field provided for the customer.		

33	Reversed Nway	Configure
Description: Nway Negotiation.		
0	(default) Auto-negotiation is done from 1000->100->10 Mbits/s.	
1	Auto-negotiation is done from 10->100->1000 Mbits/s.	

Note:

A user could set the chip for option 1 when running a laptop on battery power. The chip would auto-negotiate starting at a lower speed and lower power. The chip would only go to higher line rates and higher power if the lower line rates were unavailable.

34	Limit WoL Speed to 10	Configure
Description: Limit Wake on LAN (WoL) line speed.		
No(0)	10 or 100 Mbits/s is used for WoL.	
Yes(1)	Only 10 Mbits/s is used for WoL.	

35	Fiber WoL Capable	Configure
Description: Fiber Wake on LAN (WoL) Capable enable.		
No(0)	Disable Fiber WoL.	
Yes(1)	Enable Fiber WoL.	

36	Clock-Run Setting	Configure
Description: Enable Clock-Run on mini-PCI/cardbus systems. This parameter is valid only for the 5705 A0-A2.		
Enable(1)	Sets the clock mode register bit 22 which will assert (active low) the clock run signal on the bus prior to any PCI configuration space activity.	
Disable(0)	The above is not performed.	

37	Enable PHY Auto Powerdown	Configure
Description: Enable GPHY auto-power down when there is no link present (to conserve power).		
No(0)	The PHY will not auto power down.	
Yes(1)	The PHY will auto power down when there is no link.	

38	Disable Power Saving capability	Configure
Description: Disable Power Saving capability setup by option 33 above. When disable a device will use Nway negotiation.		
No(0)	Power-saving capability active.	
Yes(1)	Power-saving capability inactive.	

39	Hide MBA Setup Prompt	Configure
Description: During the MBA boot, the MBA setup prompt is displayed to provide the user the option to setup and configure various MBA parameters. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
Disable (0)	Hide the MBA Setup Prompt. The user is NOT give the option to change the MBA boot parameters.	
Enable (1)	Show the MBA Setup Prompt. The user is given the option to change the MBA boot parameters.	

40	MBA Setup Hot Key	Configure
Description: Hot Key used to enter the MBA Setup. Options 8,9, 26 - 29 and 39-40 configure the boot protocol behavior.		
Ctrl-S (0)	MBA Setup entered via ctrl-s.	
Ctrl-B (1)	MBA Setup entered via ctrl-b.	

41	Capacitive Coupling	Configure
----	---------------------	-----------

Description: Enable/Disable the PHY to operate with capacitors as line isolators for the 5705 family.		
Disable (0)	Disable capacitive coupling.	
Enable (1)	Enable capacitive coupling.	

42	SERDES TX Drvr Pre-Emp – Primary (5704 only)	Configure
Description: The TX driver pre-emphasis value that is used for the primary device of a 5704 if it is enabled by option 44 below.		

43	SERDES TX Drvr Pre-Emp – Secondary (5704 only)	Configure
Description: The TX driver pre-emphasis value that is used for the secondary device of a 5704 if it is enabled by option 44 below.		

44	SERDES TX Drvr Pre-Emp – ENABLE (5704 only)	Configure
Description: Enable/Disable the setup of the TX driver pre-emphasis defined in options 42 and 43 above.		
Disable (0)	Disable TX driver per-emphasis.	
Enable (1)	Enable TX driver per-emphasis.	

45	Reserved. Option no longer in use.	Reference
----	------------------------------------	-----------

46	Encoded Hot Plug Power 1 & 2 For NIC	Configure
----	--------------------------------------	-----------

Description:

Encoded Hot plug power values 1 & 2 for a NIC device that is used only if enabled in option 50 below. The following description applies to options 46-49.

This option is only valid for 5787 and 575xCx devices. The power values need to be setup by the OEM / manufacture based on actual measurements. Default values, contained in the bootcode / firmware, are loosely based on the in house Broadcom NIC card.

15-0 Power Budget data 1**7-0 Base Power in .1 Watt**

For example, 1.4 Watt should have value 14.

9-8 PM State

00 D0

01 D1

10 D2

11 D3

12-10 Type

000 PME Aux

001 Auxiliary

010 Idle

011 Sustained

111 Maximum

13-15 Power Rail

000 12V

001 3.3V

010 1.8V

111 Thermal

31-16 Power Budget data 2

See Power Budget Data 1 for detail, Bit number add 16.

47	Encoded Hot Plug Power 3 & 4 For NIC	Configure
----	--------------------------------------	-----------

Description:

Encoded Hot plug power values 3 & 4 for a NIC device that is used only if enabled in option 50 below. Look at option 46 for details.

48	Encoded Hot Plug Power 5 & 6 For NIC	Configure
----	--------------------------------------	-----------

Description:

Encoded Hot plug power values 5 & 6 for a NIC device that is used only if enabled in option 50 below. Look at option 46 for details.

49	Encoded Hot Plug Power 7 & 8 For NIC	Configure
----	--------------------------------------	-----------

Description:

Encoded Hot plug power values 7 & 8 for a NIC device that is used only if enabled in option 50 below. Look at option 46 for details.

50	Hot Plug Power	Configure
----	----------------	-----------

Description:

Enable/Disable the hot plug power values defined in options 46-49.

Disable (0)	Disable hot plug power feature.
-------------	---------------------------------

Enable (1)	Enable hot plug power feature.
------------	--------------------------------

51	Pri. Port SMB Address (ASF/IPMI)	Configure
----	----------------------------------	-----------

Description: SMB address of the primary port on a device.
--

52	Sec. Port SMB Address (IPMI)	Configure
Description: SMB address of the secondary port on a device (only valid for dual port devices).		
53	Low Power Energy Detect Cable Sense (for few older chips)	Configure
Description: Enables a low power mode (IDDQ) of the chip which allows the presence of a cable to be detected by the chip (valid for 5752M/5755M/5787M/5787FM devices). Once this feature is enabled GPIO3 will be an Energy Detect Output Pin and will be high if a cable (with a signal present) is plugged into the RJ45 and low otherwise.		
Disable (0)		Disable this feature.
Enable (1)		Enable this feature.

54	GPIO 0 Input/Output Config	Configure
Description: Setting GPIO 0 input/output configuration (5714 LOM, 5715 LOM 5755M LOM only)		
Input (0)		Config as input
Output HI (1)		Config as output HI
Output LO (2)		Config as output LOW

55	GPIO 2 Input/Output Config	Configure
Description: Setting GPIO 2 input/output configuration (5714 LOM, 5715 LOM 5755M LOM only)		
Input (0)		Config as input
Output HI (1)		Config as output HI
Output LO (2)		Config as output LOW

56	L1ASPM Debounce En	Configure
Description: Enable L1ASPM Debounce for PCI-E Mobile Devices only		
Disable (0)		Disable
Enable (1)		Enable

57	Link Aware Mode	Configure
Description: Enable Link Aware Mode.		
Disable (0)		Disable
Enable (1)		Enable

58	Link Speed Power	Configure
Description: Enable Link Speed Power for Taishan, Caesar_II and Soledad Devices only		
Disable (0)		Disable
Enable (1)		Enable

59	Link Idle Mode	Configure
----	----------------	-----------

Description: Enable Link Idle mode (CPMU equipped devices only).		
Disable (0)	Disable	
Enable (1)	Enable	

60	NCSI pkg ID assign method (5718/5719/5720 only)		Configure
Description: Setting method to assign NCSI pkg ID.			
GPIO (0)	By GPIO		
NVRAM (1)	By NVRAM		

61	NCSI pkg ID assign value (5718/5719/5720 only)	Configure
Description: Setting NCSI pkg ID assign value		

62	NCSI BMC connection method (5718/5719/5720 only)		Configure
Description: Setting method to connect BMC			
RMII (0)	Through RMII		
SMbus (1)	Through SMbus		

63	NCSI SMbus Speed (5718/5719/5720 only)		Configure
Description: Setting speed of NCSI SMbus			
100 (0)	100 KHz		
400 (1)	400 KHz		

64	NCSI NIC SMBus Slave Address (5718/5719/5720 only)	Configure
Description: Setting NCSI NIC SMBus Slave Address		

65	NCSI BMC SMBus Slave Address (5718/5719/5720 only)	Configure
Description: Setting NCSI BMC SMBus Slave address		

66	MSI_X Vectors (5718 only)		Configure
Description: Setting the number of vectors for MSI-X			
17 (0)	17 vectors		
5 (1)	5 vectors		

67	NCSI Clock Output Disable (5719/5720 only)		Configure
Description: Disabling NCSI clock output			
Disable (0)		Enable NCSI clock output	
Enable (1)		Disable NCSI clock output	

68	PCIe Tx De-emphasis setting (5718/5719/5720 only)	Configure
Description: Setting PCIe Tx de-emphasis		
0	dB (0)	0 dB
-3.5	dB (1)	-3.5 dB
-6	dB (2)	6 dB
Rvsd	(3)	Reserved

69	Force Expansion ROM Advertisement (5718/5719/5720 only)	Configure
Description: Enable to force Expansion ROM advertisement.		
Disable	(0)	Disable
Enable	(1)	Enable

70	Clause 37 (5720 only)	Configure
Description: Enable clause 37.		
Disable	(0)	Disable
Enable	(1)	Enable

75	ECC Error Reset Enable	Configure
Description: Enable ECC error reset		
Disable	(0)	Disable
Enable	(1)	Enable

77	LTR0 register (5718/5719 only)	Configure
Description: Set LTR0 register.		

78	LTR1 register (5718/5719 only)	Configure
Description: Set LTR1 register		

81	EEE Mode (5718/5719/5720 only)	Configure
Description: Enable Energy Efficient Ethernet mode		
Disable	(0)	Disable
Enable	(1)	Enable

82	PCIE Max Link Speed (5718/5719/5720 only)	Configure
Description: Configure PCIE max link speed.		

2.5Gbps (0)	2.5Gbps
5.0Gbps (1)	5.0Gbps

Example: (For Selfboot firmware).

0:>secfg

- 1. MAC Address.....: 001018000000**
- 2. Device Id.....: 1693**
- 3. Sub Vendor Id.....: 14E4**
- 4. Sub Device Id.....: 1693**
- 5. Wake on LAN.....: Disabled**
- 6. WoL Speed Limit 10.: Disabled**
- 7. LOM/NIC design.....: NIC**
- 8. Phy. Auto PowerDown.: Disabled**
- 9. Reverse Nway.....: Disabled**
 - a. Disable PowerSaving.: Disabled**
 - b. LED mode.....: Phy1 Mode**
 - c. Custom PCI power....: Yes (consumed D0:100.D3:10 dissipated D0:100.D3:10)**
 - d. Custom PCIe power...: Yes (3.3v, Sustained, D0, 1.2 Watt...)**
 - e. Custom VPD-R Data...: Yes**
 - g. Cable Sense/Low Power Energy Detect: Disabled**
 - h. MBA CFG Data**
 - i. User Defined Data.....: No**
 - j. Link Aware Mode.....: Enabled**
 - k. Link Speed Power.....: Enabled**
- x. Save & exit**

----- LED Mode (option b)-----

-> b

Selfboot LED Mode selection

- 0. Mac Mode**
- 1. Phy1 Mode**
- 2. Phy2 Mode**
- 3. Shared Traffic/Lik LED Mode**
- 4. Shasta MAC mode**
- 5. Wireless Combo Mode**

----- Custom PCI power (option c)-----

-> c

Selfboot PCI Power Consumption/Dissipate value

- 1. Use system default**
- 2. Costom define**

-> 2

D0 State Power Comsumed decimal value (0-255) (100)->100

D3 State Power Comsumed decimal value (0-255) (10)->10

D0 State Power Dissipated decimal value (0-255) (100)->100

D3 State Power Dissipated decimal value (0-255) (10)->10

----- Custom PCIE power (option d)-----

-> d

Selfboot PCIE Power Budgeting Data

1. Use system default

2. Costom define

-> 2

0. Data0: 3.3v, Sustained, D0, 1.2 Watt

1. Data1: 3.3v, Maximum, D0, 1.4 Watt

2. Data2: 3.3v, Maximum, D3, 0.6 Watt

3. Data3: 3.3v, PME Aux, D3, 0.4 Watt

4. Data4: Unused

5. Data5: Unused

6. Data6: Unused

7. Data7: Unused

----- Custom VPD Prod.Name (option e)-----

-> e

Selfboot VPD R

1. Use system default

2. Costom define

-> 2

1. Part Number : BCM957xx

2. Engineering Change : 106679-15

3. Serial Number : 0123456789

4. Manufacturing ID : 14e4

5. Read only VPD Vendor Specific Data (V0) :

6. Product Name :

Description of above parameters:

To enter the 'secfg' menu shown above a user type in 'secfg' for selfboot firmware at the diagnostics command line. A menu is present to the user showing the 'secfg' options shown above. A user can change the 'secfg' parameter by entering the option number.

The tables below provide details for each parameter of the 'secfg' options for selfboot firmware. The top right of each table has the word "Configure" or "Reference".

“Configure” signifies that the option is used to configure the operating characteristics of the device or default values of registers in the device. “Reference” signifies that the option is use for display purposes and does not affect the operating characteristics of the device or default values of registers in the device.

1	MAC Address	Configure
Description: MAC address of the device.		
2	Device ID	Configure
Description: PCI Device ID.		
3	Subsystem Vendor ID	Configure
Description: PCI Subsystem PCI Vendor ID.		
4	Subsystem Device ID	Configure
Description: PCI Subsystem PCI Device ID.		
5	Magic Packet WoL	Configure
Description: A system can be configured to power-on when a Magic Packet is received.		
Enable(1)	The device will assert the pme signal, to power on the system, when a magic packet is received.	
Disable(2)	Magic packets are ignored.	
Note: A driver can setup the WoL behavior of a device and the value programmed into this location is ignored.		
6	Limit WoL Speed to 10	Configure
Description: Limit Wake on LAN (WoL) line speed.		
No(0)	10 or 100 Mbits/s is used for WoL.	
Yes(1)	Only 10 Mbits/s is used for WoL.	
7	Design Type	Configure
Description: Select NIC or LOM based Ethernet controller.		
NIC(0)	Option selected for a plug in network interface card.	
LOM(1)	Option selected for a LAN on motherboard.	
Note: The firmware and the drivers use this to determine the operational characteristics of a device. For example, on a LOM GPIO2 is tied to the SEEPROM write protect pin and on a NIC GPIO 1 and 2 is used to switch between main and auxiliary power for wake on LAN functionality.		
8	Enable PHY Auto Powerdown	Configure
Description: Enable GPHY auto-power down when there is no link present (to conserve power).		
No(0)	The PHY will not auto power down.	
Yes(1)	The PHY will auto power down when there is no link.	
9	Reversed Nway	Configure

Description: Nway Negotiation.	
0	(default) Auto-negotiation is done from 1000->100->10 Mbits/s.
1	Auto-negotiation is done from 10->100->1000 Mbits/s.
Note: A user could set the chip for option 1 when running a laptop on battery power. The chip would auto-negotiate starting at a lower speed and lower power. The chip would only go to higher line rates and higher power if the lower line rates were unavailable.	

a	Disable Power Saving capability	Configure
Description: Disable Power Saving capability setup by option 33 above. When disable a device will use Nway negotiation.		
No(0)	Power-saving capability active.	
Yes(1)	Power-saving capability inactive.	

b	Led Mode	Configure												
Description: A device can be configured to use one LED to indicate speed and activity or three LEDs. Use a devices data sheet to verify the LED modes supported by a devices and for exceptions to the LED modes described below.														
Mac Mode (0)	The LEDs are controlled by the value in the Mac LED Control Register.													
Phy Mode1 (1)	Three LEDs are used for 10/100/1000 Mbits/s and each is driven individually by the device.													
Phy Mode2 (2)	One LED is used for 10/100/1000 Mbits/s and is connected as described below. 5700/01 – The Link10 line will indicate link for all speeds. Link100 and Link1000 will encode the line speed as show in the following table:													
	<table border="1"> <thead> <tr> <th>Link 100</th><th>Link 1000</th><th>Speed</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>10 Mbits/s</td></tr> <tr> <td>1</td><td>0</td><td>100 Mbits/s</td></tr> <tr> <td>0</td><td>1</td><td>1000 Mbits/s</td></tr> </tbody> </table>		Link 100	Link 1000	Speed	0	0	10 Mbits/s	1	0	100 Mbits/s	0	1	1000 Mbits/s
Link 100	Link 1000	Speed												
0	0	10 Mbits/s												
1	0	100 Mbits/s												
0	1	1000 Mbits/s												
	For all other 57xx devices the three link lines operate in an open drain configuration and can be tied together with a pull up resistor to control a LED.													
SharedTraffic (3)	Mode specific to the 575x and 572x chips. The link LED performs a dual role: solid when there is a link and blinks when there is activity.													
Shasta Mac Mode (4)	Mode specific to the 575x and 572x chips. The link LED blinks only when traffic is for Shasta.													
Wireless Combo (5)	Mode specific to the 575x and 572x chips. When link is lost the LEDs are driven by inputs pins that are connected to the LED signals of a wireless link.													

c	Custom PCI Power	Reference
Description: Self boot PCI Power Consumption/Dissipate for D0 and D3 state.		

d	Custom PCIE Power	Reference
Description: Self boot PCIE Power Budgeting Data		

e-1	Part Number	Reference
Description: VPD part number..		

e-2	Engineering Change	Reference
Description: VPD engineering change.		

e-3	Serial Number	Reference
Description: VPD serial number.		

e-4	Manufacturing ID	Reference
Description: VPD manufacturing ID.		

e-5	Read only VPD Vendor Specific Data (V0)	Reference
Description: VPD V0 value. Data field provided for the customer.		

e-6	Product Name	Reference
Description: VPD Product description string.		

f	VPD Data	Configure
Description: VPD data		
Part Number (1)	BCM95751	
Engineering Change (2)	106679-15	
Serial Number (3)	0123456789	
Manufacturing ID(4)	14e4	
Read only Vendor Data (5)		
Product Name	Broadcom NetXtreme Gigabit Ethernet Controller	

g	Cable Sense	Configure
Description: Enables a low power mode (IDDQ) of the chip which allows the presence of a cable to be detected by the chip (valid for 5752M/5755M/5787M/5787FM devices). Once Cable Sense is enabled GPIO3 will be an Energy Detect Output Pin and will be high if a cable (with a signal present) is plugged into the RJ45 and low otherwise.		
Disable (0)	Disable cable sense.	
Enable (1)	Enable cable sense.	

h	MBA Configuration	Configure
Description: MBA Configuration		
VLAN Enable (1)	Enabled / Disabled	
VLAN ID (2)	VLAN ID	
MBA Hide Banner (3)	Enabled / Disabled	
MBA Hot Key (4)	Ctrl-B / Ctrl-S	
MBA Protocol (5)	PXE / RPL / BOOTP / ISCSI	
MBA Config Timeout (6)	MBA Config Timeout value	
MBA Bootstrap (7)	Auto / BBS / INT18 / INT19	
MBA Link Speed (8)	Auto /10HD / 10FD / 100HD / 100FD	
Remove MBA Config (9)	0: No 1:Yes	

5.5 dir

cmd: dir

Description: display file directory in NVRAM

Syntax: dir

5.6 semap

cmd: semap

Description: Display NVRAM usage

Syntax: semap

5.7 sechksum

cmd: sechksum

Description: Check/Update Serial NVRAM checksum

Syntax: sechksum

Options:

-v<DEC> verbose level (0,1) (def=1)

5.8 seread

cmd: seread

Description: Read NVRAM

Syntax: seread start[-end | len]

Options:

-a : force auto read

-m : force manual bit-bang read

Example:

1. Set number base to hex, then read and display serial eeprom locations from 0x00 to 0x20

```
0:> radix 16
0:> seread 0-20
*** Dump Serial EEPROM (Auto Mode) ***
000000: 669955aa 08000000 00000069 00000200 d97b07d0 00000000 00000000 00000000
000020: 00000000
```

2. Set number base to hex then read location 0x18 of serial eeprom.

```
0:> radix 16
0:> seread 18 1
*** Dump Serial EEPROM (Auto Mode) ***
000018: 000000ff
```

5.9 sewrite

cmd: sewrite

Description: Write NVRAM

Syntax: sewrite start[-end | len] data

Options:

- a : force auto write
- m : force manual bit-bang write

Example:

1. Set number base to hex, write 0x55AA to serial eeprom from locations 0x30 to 0x35

```
0:> radix 16
0:> sewrite 30-35 55AA
*** Write Serial EEPROM (Auto Mode) ***
```

2. Set number base to hex, write 0x2 to serial eeprom location 0x25

```
0:> radix 16
0:> sewrite 25 2
*** Write Serial EEPROM (Auto Mode) ***
```

5.10 erase

cmd: erase

Description: erase file from directory in NVRAM

Syntax: erase <entry> | all

Options:

- y do not ask for conformation

5.11 seprg

cmd: seprg

Description: Program NVRAM

Syntax: seprg <file_name>

Options:

-d	Do not perform device check
-f<string>	filename
-l<HEX>	length in bytes (Default = size of input file)
-m	Do not restore original MAC address
-o<HEX>	offset of serial nvram (def=00000000)
-s	Do not restore original Serial Number

Example:

1. Program NVRAM with contents of input file seprg.bin

0:> seprg seprg.bin

or

0:> seprg -froot\seprg.bin

5.12 upgfrm

cmd: upgfrm

Description: Upgrade PXE, Boot Code or iSCSI code from a File. This command reads code from a file and upgrade the version stored in NVRAM.

Syntax: upgfrm <-option> filename

Options:

-b	Upgrade boot code
-d	Do not perform device check
-f<string>	Input file
-p	Upgrade PXE code

-i	Upgrde iSCSI code
-r	Do not perform chip rev. check for selfboot
-v	Preserve VPD block data in legacy bootcode upgrade

5.13 pxeprg

cmd: pxeprg

Description: display file directory in NVRAM. This command reads PXE code from a file and program into NVRAM

Syntax: pxeprg <filename>

5.14 setwol

cmd: setwol

Description: Enable/Disable WOL

Syntax: setwol [e/d]

Options:

-d	Disable WOL
-e	Enable WOL

5.15 setpxe

cmd: setpxe

Description: Enable/Disable PXE

Syntax: setpxe

Options:

-d	Disable PXE
-e	Enable PXE
-s<DEC>	Specify PXE Speed (def=0), 0. auto, 1. 10HD, 2. 10FD, 3. 100HD, 4. 100FD

5.16 setman

cmd: setman

Description: Enable/Disable Management Firmware

Syntax: setman

Options:

- d Disable Management Firmware.
- e Enable Management Firmware.
- q Query the state of Management Firmware.

5.17 setmba

cmd: setmba

Description: Enable Multiple Boot Agent

Syntax: setmba

Options:

- d Disable MBA
- e<DEC> Enable MBA Protocol (def=0), 0. PXE, 1. RPL, 2. BOOTP
- s<DEC> Specify MBA Speed (def=0), 0. auto, 1. 10HD, 2. 10FD, 3. 100HD, 4. 100FD

5.18 setasf

cmd: setasf

Description: Enable/Disable ASF

Syntax: setasf

Options:

- d Disable ASF
- e Enable ASF

5.19 asfprg

cmd: asfprg

Description: Program asf firmware into NVRAM. The default files names are asfinit.bin, asfcgua.bin, and asfcgub.bin, which can be over written by parameters.

Syntax: asfprg [init_img [rx_img [tx_img]]]

Options:

-v<HEX> verbose level (0,1,2) (def=00000001)

5.20 sedump

cmd: sedump

Description: Dump NVRAM content to a file

Syntax: sedump <filename> [HexLen]

Options:

-a<string> no Atmel Flash address translation

-f<string> filename

-l<DEC> file length, use 0 for all data in NVRAM (def=8192)

5.21 secomp

cmd: secomp

Description: compare eeprom content against the file

Syntax: secomp

Options:

-c continue on error

-f<string> filename

-l<HEX> length (def=00000000)

-o<HEX> offset (def=00000000)

5.22 asfcfg

cmd: asfcfg

Description: Configure ASF in NVRAM

Syntax: asfcfg [filename]

5.23 halt

cmd: halt

Description: Halt CPU

Syntax: halt

5.24 disasm

cmd: disasm

Description: Disassemble MIP instructions

Syntax: disasm [address [line]]

5.25 u

cmd: u

Description: Alias of disasm command

Syntax: u [address [line]]

5.26 step

cmd: step

Description: Step MIP instructions

Syntax: step

5.27 go

cmd: go

Description: start CPU

Syntax: go

5.28 breakpoint

cmd: breakpoint

Description: set current CPU breakpoint

Syntax: breakpoint

5.29 bp

cmd: bp

Description: set current CPU breakpoint

Syntax: bp

5.30 read

cmd: read

Description: Read Memory

Syntax: read [!#*\$~^ImSsxX]<begin> [-end | len]

! = Configuration space (32)

S = Configuration space (16)

X = Configuration space (8)

= Registers (32) (default)

* = SRAM (32)

\$ = NVRAM (SEEPROM/FLASH) (32)

m = MII registers (16)

~ = VPD Access (32)

I = indirect access (32)

^ = internal scratchpad (32)

l = direct access (32)

s = direct access (16)

x = direct access (8)

Example:

1. Read from Configuration space

```
0:> read !10
000010: f4000004
```

2. Read from Register

```
0:> read #10
```

```
000010: f4000004
```

3. Read from SRAM

```
0:> read *10
000010: 00010001
```

4. Read from internal scratchpad

```
0:> read ^00
000000: 000312ae
```

5.31 write

cmd: write

Description: Write Memory

Syntax: write [!#*\$~^IImSsxX]<address> [-end | len] data

! = Configuration space (32)

S = Configuration space (16)

X = Configuration space (8)

= Registers (32) (default)

* = SRAM (32)

\$ = NVRAM (EEPROM/FLASH) (32)

m = MII registers (16)

~ = VPD Access (32)

I = indirect access (32)

^ = internal scratchpad (32)

l = direct access (32)

s = direct access (16)

x = direct access (8)

Example:

1. Write to configuration space.

```
0:> write !10 f4000004
```

2. Write to register.

```
0:> write #10 f4000004
```

3. Write to SRAM

```
0:> write *10 10001
```

4. Write to internal scratchpad

```
0:> write ^10 f4000004
```

5.32 errctrl

cmd: errctrl

Description: Configure Error Control Setting

Syntax: errctrl [w|c|a|l]

```
w - Wait on Error
    Program will pause and wait for user's action (eng. default)
c - Continue on Error
    Program will continue even if the error is detected
a - Abort on Error (Manufacturing default)
    Program stops
l - Loop on Error
    Program will retry the same test
```

5.33 nicetest

cmd: nicetest

Description: Run a set of NIC Tests. NIC test can include memory test, serial eeprom test, interrupt test, packet exchange, MAC registers test, Mii registers test, cpu test, dma test. This test can to be configured by running “diagcfg”. See “diagcfg” for details. If a “test list” is not entered below then a set of default tests are run.

Syntax: nicetest [test list]

```
abcfg      -- runs all tests
b           -- runs all test in group B
a3 b1      -- runs test a3 and b1 only
a124b2     -- runs test a1,a2,a4 and b2
```

Options:

```
-e          run NVRAM verification also
-n<DEC>     iteration
```

5.34 diagcfg

cmd: diagcfg

Description: Configure diagnostics parameter for Memory tests and Manufacturing test (NIC test).

Syntax: diagcfg

Example:

```
0:> diagcfg
```

Diagnostics Configuration Menu

1. Memory Test Configuration Menu
2. Test Configuration Menu
3. Driver Configuration Menu
4. Abort On Failure is enabled
5. Save Configuration

Enter your choice or ESC to exit -> 1

Memory Test Configuration Menu

- | | |
|---|------------|
| 1. SRAM BD1 Start (0x00000000-0x00000fff) | : 00000000 |
| 2. SRAM BD1 End (0x00000000-0x00000fff) | : 00000fff |
| 3. SRAM BD2 Start (0x00004000-0x00007fff) | : 00004000 |
| 4. SRAM BD2 End (0x00004000-0x00007fff) | : 00007fff |
| 5. SRAM DMA Start (0x00002000-0x00003fff) | : 00002000 |
| 6. SRAM DMA End (0x00002000-0x00003fff) | : 00003fff |
| 7. SRAM MBUF Start (0x00008000-0x00015fff) | : 00008000 |
| 8. SRAM MBUF End (0x00008000-0x00015fff) | : 00000000 |
| 9. SRAM SPAD Start (0x00030000-0x00037fff) | : 00030000 |
| 10. SRAM SPAD End (0x00030000-0x00037fff) | : 00037fff |
| 11. Ext. SRAM Start (0x00020000-0x00ffffff) | : 00020000 |
| 12. Ext. SRAM End (0x00020000-0x00ffffff) | : 00ffffff |
| 13. MBUF Bank (1 - Odd ; 2 - Even ; 3 - Both) | : 3 |
| 0. Exit to previous menu | |

Enter your choice (option=paramter) -> 0

Diagnostics Configuration Menu

1. Memory Test Configuration Menu
2. Test Configuration Menu
3. Driver Configuration Menu
4. Abort On Failure is enabled
5. Save Configuration

Enter your choice or ESC to exit -> 2

Test Configuration Menu

- | | |
|----------------------------|-----------|
| A1. Indirect Register..... | : Enabled |
| A2. Control Register..... | : Enabled |
| A3. Interrupt..... | : Enabled |
| A4. Built In Self..... | : Enabled |
| A5. PCI Cfg Register..... | : Enabled |
| B1. Scratch Pad..... | : Enabled |
| B2. BD SRAM..... | : Enabled |

```
B3. DMA SRAM.....: Enabled
B4. MBUF SRAM.....: Enabled
B5. MBUF SRAM via DMA.....: Enabled
B6. External SRAM.....: Disabled
B7. CPU GPR.....: Enabled
C1. NVRAM.....: Enabled
C2. CPU.....: Enabled
C3. DMA.....: Enabled
C4. MII.....: Enabled
C5. VPD.....: Enabled
C6. ASF Miscellaneous.....: Enabled
C7. Expansion ROM.....: Enabled
D1. MAC Loopback.....: Enabled
D2. PHY Loopback.....: Enabled
D3. External Loopback.....: Disabled
F1. Indirect APE Ctrl Registers.....: Enabled
F2. APE Ctrl Registers.....: Enabled
F3. Indirect APE Peripheral Registers.: Enabled
F4. APE Peripheral Registers .....: Enabled
F5. Indirect Shared Memory .....: Enabled
F6. Shared Memory.....: Enabled
```

Enter test number to toggle or ESC to exit ->

Diagnostics Configuration Menu

1. Memory Test Configuration Menu
2. Test Configuration Menu
3. Driver Configuration Menu
4. Abort On Failure is enabled
5. Save Configuration

Enter your choice or ESC to exit -> 3

Driver Configuration Menu

```
1. Rx Coalescing Ticks           : 1000
2. Rx Coalescing Ticks During Intr : 0
3. Rx Coalescing Frames          : 1
4. Rx Coalescing Frames During Intr : 0
5. Tx Coalescing Ticks           : 1000
6. Tx Coalescing Ticks During Intr : 0
7. Tx Coalescing Frames          : 1
8. Tx Coalescing Frames During Intr : 0
9. Statistics Coalescing Ticks    : 1000000
10. Tx Packet Descriptor Count     : 50
11. Rx Standard Packet Count      : 100
12. Rx Jumbo Packet Count         : 50
13. Enable Mini Ring {Yes(1),No(0)} : 1
14. Mini Ring Packet Size (64-512) : 64
15. External Memory Exists {Yes(1), No(0)} : 0
16. MBUF Base                     : 0x008000
17. MBUF Length                   : 0x018000
18. Tx Flow Control { Enable(1),Disable(2) } : Disable
19. Rx Flow Control { Enable(1),Disable(2) } : Disable
20. Auto Link Speed { Enable(1),Disable(2) } : Enable
21. Send Ring Size { 32, 64, 128, 256, 512 } : 512
22. Rx Ring Size { 32, 64, 128, 256, 512 } : 512
0. Exit to previous menu
```

Enter your choice (option=paramter) -> 0

Diagnostics Configuration Menu

1. Memory Test Configuration Menu
2. Test Configuration Menu
3. Driver Configuration Menu
4. Abort On Failure is enabled
5. Save Configuration

Enter your choice or ESC to exit ->

5.35 teste

Command: teste

Description: The command enables tests. It effects nictest, regtest, pkttest, and memtest commands. The test must starts with test group alpha (a-d). If no number is entered, all tests in that group are enabled.

Syntax: teste [<tests> [<tests>...]]

Example:

teste a12bc	-- Enable test a1, a2, all tests in group b and c
teste ab cd	-- Enables all tests
teste	-- Display enabled tests

5.36 testd

Command: testd

Description: The command disables tests. It effects nictest, regtest, pkttest, and memtest commands. The test must starts with test group alpha (a-d). If no number is entered, all tests in that group are disabled.

Syntax: testd [<tests> [<tests>...]]

Example:

testd a12bc	-- Disable test a1, a2, and all tests in group b and c.
testd ab cd	-- Disables all tests.
testd	-- Display disabled tests.

5.37 memtest

cmd: memtest

Description: Test memory blocks such as scratch pad, BD sram, DMA sram, Mbuf, external SRAM. Running “diagcfg” can configure memory block ranges. See “diagcfg” for detail. Driver must be unloaded.

Syntax: memtest [iteration]

Options:

-b	Test BD SRAM
-c	Test MBUF special
-d	Test DMA SRAM
-e	Test External Memory
-m	Test MBUF SRAM
-n<DEC>	iteration (The default iteration is 1. 0 means run forever)
-p	Test CPU GPRs
-s	Test Scratch Pad
-x	Test MBUF SRAM via DMA

5.38 miitest

cmd: miitest

Description: Run MII Memory Test. PHY registers read write test

Syntax: miitest [iteration]

Options:

-n<DEC> iteration (The default iteration is 1. 0 means run forever)

5.39 intrtest

cmd: intrtest

Description: Interrupt Test

Syntax: intrtest [iteration]

Options:

-n<DEC> iteration (The default iteration is 1. 0 means run forever.)

5.40 regtest

cmd: regtest

Description: MAC registers read/write test. Driver must be unloaded.

Syntax: regtest [<iteration>]

Options:

- i Also run indirect memory test
- n<DEC> iteration (The default iteration is 1. 0 means run forever)
- r<DEC> repeat count for each register test (def=1)
- I Do not perform reset before test

5.41 asftest

cmd: asftest

Description: ASF Test

Syntax: asftest

Options:

- n<DEC> iteration

5.42 pkttest

Command: pkttest

Description: Perform MAC and/or PHY loopback test. This test will send 100 packets in incremental length and check for contents of loopbacked packets.

Syntax: pkttest [<iteration>]

Options:

- e run external loopback test
- m run mac loopback test
- n<DEC> iteration (The default iteration is 1. 0 means run forever.)
- p run phy loopback test

5.43 cputest

cmd: cputest

Description: TX / RX CPU Test. This test needs an input CPU file in the same location as b57diag.exe. The default file name is cpu.bin or cpu05.bin unless specified by -f option.

Syntax: cputest [iteration]

Options:

-f<string> input filename

-n<DEC> iteration (The default iteration is 1. 0 means run forever)

5.44 quit

cmd: quit

Description: Exit System

Syntax: quit

5.45 exit

cmd: exit

Description: Exit System

Syntax: exit

5.46 help

cmd: help

Description: Enter command group for the list of available commands. If no parameter is entered, all commands are displayed. Example: help vpd. For each command help, type the command and then '?'. Example: memtest ?

Syntax: help [vpd|nvram|cpuldma|packet|mi|mem|test|power|irq|mac|misc]

5.47 ?

cmd: ?

Description: Alternate Help Command. This is same command as 'help' command.

Syntax: ? [vpd|nvram|cpuldma|packet|mi|mem|test|power|irq|mac|misc]

5.48 loop

cmd: loop

Description: loop on command.

Syntax: loop [iteration] <cmd> [<parameter> ...]

5.49 log

cmd: log

Description: Save all output to log file

Syntax: log

Options:

-f<string> filename (for bcmediag compatibility only)

-a Append to existing file

5.50 nolog

cmd: nolog

Description: Close the Current Logfile

Syntax: nolog

5.51 version

cmd: version

Description: Display Program Version

Syntax: version

5.52 device

cmd: device

Description: Show or Switch Device. If no parameter is entered, it will display all device available.

Syntax: device <dev>

Options:

-n<HEX> Device Number (def=00000000)

-r Remove all current devices and re-scan available devices

-s Silent mode - do not display devices

5.53 var

cmd: var

Description: Display current variables

Syntax: var

5.54 do

cmd: do

Description: Execute commands from a file.

Syntax: do <filename> [with <parameter1>, ...]

Options:

-c continue on error

-e echo command

-p<DEC> pause between each command. If a value is entered, it delays for # of ms (def=0)

5.55 delvar

cmd: delvar

Description: Delete local variables

Syntax: delvar

5.56 verbose

cmd: verbose

Description: change verbose setting

Syntax: verbose

Options:

-c toggles CONSOLE

-e toggles ERROR

-i	toggles IO
-d	toggles DEBUG
-p	toggles PRINTER
-w	toggles WARNING
-r	toggles Interrupt Verbose

5.57 shell

cmd: dos

Description: Execute a shell command.

Syntax: shell <shell command>

5.58 reset

cmd: reset

Description: Reset Chip

Syntax: reset

5.59 dinfo

cmd: dinfo

Description: Prints out driver information.

Syntax: dinfo

5.60 suspend

cmd: suspend

Description: Suspends the driver

Syntax: suspend

5.61 resume

cmd: resume

Description: resumes the driver.

Syntax: resume

5.62 asf

cmd: asf

Description: run asf monitor program with option to Load asf firmware image. This routine loads firmware images into CPU memory and execute the RXCPU. The default files names are asfinit.bin, asfcgua.bin, and asfcgub.bin, which can be over written by parameters.

Syntax: asf [init_img [rx_img [tx_img]]]

Options:

- | | |
|----|---------------------|
| -l | Load firmware only |
| -m | Enter asf mode only |
| -w | Simulate warm boot |

6 ERROR MESSAGES

```
static u08 * errorMsg[] = {
/* NO_ERROR                                0 */ "",
/* ERR_IND_REG_ERR                        1 */ "Got 0x%08X @ 0x%08X. Expected 0x%08X",
/* ERR_CHIP_RUNNING                      2 */ "Cannot perform task while chip is running",
/* ERR_BAD_NIC                          3 */ "Invalid NIC device",
/* ERR_READ_ONLY_CLEAR                  4 */ "Read only bit %s got changed after writing zero at
offset 0x%X",

/* ERR_READ_ONLY_SET                    5 */ "Read only bit %s got changed after writing one at
offset 0x%X",
/* ERR_READ_WRITE_NOT_CLEAR             6 */ "Read/Write bit %s did not get cleared after writing
zero at offset 0x%X",
/* ERR_READ_WRITE_NOT_SET               7 */ "Read/Write bit %s did not get set after writing one at
offset 0x%X",
/* ERR_BIST                             8 */ "BIST failed",
/* ERR_INTERRUPT                        9 */ "Could not generate interrupt",

/* CMD_ABORT                           10 */ "Aborted by user",
/* ERR_DMA_TXDATA                       11 */ "Tx DMA:Got 0x%08X @ 0x%08X. Expected 0x%08X",
/* ERR_DMA_RXDATA                       12 */ "Rx DMA:Got 0x%08X @ 0x%08X. Expected 0x%08X",
/* ERR_TXDMA                            13 */ "Tx DMA failed",
/* ERR_RXDMA                            14 */ "Rx DMA failed",

/* ERR_MEM                              15 */ "Data error, got 0x%08X at 0x%08X, expected 0x%08X",
/* ERR_MEM2                             16 */ "Second read error, got 0x%08X at 0x%08X, expected
0x%08X",
/* ERR_EEP_WRITE                        17 */ "Failed writing NVRAM at 0x%04X",
/* ERR_EEP_READ                         18 */ "Failed reading NVRAM at 0x%04X",
/* ERR_EEP_DATA                         19 */ "NVRAM data error, got 0x%08X at 0x%04X, expected
0x%08X",

/* ERR_FILE_OPEN                       20 */ "Cannot open file %s",
/* ERR_BAD_CPU_CFG                     21 */ "Invalid CPU image file %s",
/* ERR_IMAGE_SIZE                      22 */ "Invalid CPU image size %d",
/* ERR_MALLOC                          23 */ "Cannot allocate memory for size %d",
/* ERR_CPU_RESET                       24 */ "Cannot reset %cX CPU",

/* ERR_CPU_NO_RESP                     25 */ "%cx CPU does not respond",
/* ERR_CPU_TEST                        26 */ "%cx CPU test failed",
/* ERR_DMA_RANGE                       27 */ "Invalid Test Address Range\nValid NIC address is
0x%08X-0x%08X and exclude 0x%08X-0x%08X",
/* ERR_DMA_DATA                        28 */ "DMA:Got 0x%02X @ 0x%08X. Expected 0x%02X\nSRAM
data=0x%02X @ 0x%08X",
/* ERR_PHY_ID                          29 */ "Unsupported PhyId %04X:%04X",

/* ERR_PHY_TOO_MANY_REG                30 */ "Too many registers specified in the file, max is %d",
/* ERR_VPD_WRITE                       31 */ "Cannot write to VPD address %04X",
/* ERR_VPD_DATA                        32 */ "VPD data error, got %08X @ 0x%04X, expected %08X",
/* ERR_NO_LINK                         33 */ "No good link! Check Loopback plug",
/* ERR_DATA_TX                         34 */ "Cannot TX Packet!",

/* ERR_DATA_TX_MISSING                 35 */ "Requested to Tx %d. Only %d is transmitted",
/* ERR_DATA_RX_MISSING                 36 */ "Expected %d packets. Only %d good packet(s) have been
received\n%d unknown packets have been received.\n%d bad packets have been received.",
/* ERR_INVALID_TEST                    37 */ "%c%d is an invalid Test",
/* ERR_EEPROM_CHECKSUM                 38 */ "NVRAM checksum error",
/* ERR_READING_WOL_PXE                 39 */ "Error in reading WOL/PXE",

/* ERR_READING_WOL_PXE                 40 */ "Error in writing WOL/PXE",
/* ERR_NO_EXT_SRAM                     41 */ "No external memory detected",
/* ERR_DMA_LEN                         42 */ "DMA buffer %04X is too large, size must be less than
%04X",
/* ERR_FILE_TOO_BIG                    43 */ "File size %d is too big, max is %d",
/* ERR_INVALID                         44 */ "Invalid %s",

/* ERR_WRITE                           45 */ "Failed writing 0x%x to 0x%x",
/* CMD_QUIT                           46 */ "",
/* ERR_CPU_MEM_ERR                     47 */ "%s CPU access error @ %08X, expected %08X but got
%08X",
/* ERR_ENDIF                           48 */ "",
/* ERR_ROM_D_DATA                      49 */ "ROM disable error, data returned while disabled",
```

```

/* ERR_CHIP_NOT_RUNNING      50 */ "Cannot perform task while chip is not running. (need
driver)",
/* ERR_NO_REG_DEF            51 */ "Cannot open register define file or content is bad",
/* ERR_ASF_RST              52 */ "ASF Reset bit did not self-cleared",
/* ERR_ASF_ATTN_LOC         53 */ "ATTN_LOC %d cannot be mapped to %cX CPU event bit %d",
/* ERR_ASF_RST_VAL          54 */ "%s Regsiter is not cleared to zero after reset",

/* ERR_ASF_PA_TIMER         55 */ "Cannot start poll_ASF Timer",
/* ERR_ASF_PA_CLEAR         56 */ "poll_ASF bit did not get reset after acknowledged",
/* ERR_ADF_NO_STAMP         57 */ "Timestamp Counter is not counting",
/* ERR_ADF_NO_TIMER         58 */ "%s Timer is not working",
/* ERR_ASF_EVENT            59 */ "Cannot clear bit %s in %cX CPU event register",

/* ERR_EEP_FILESIZE         60 */ "Invalid %s file size, expected %d but only can read %d
bytes",
/* ERR_MAGIC_VALUE          61 */ "Invalid magic value in %s, expected %08x but found
%08x",
/* ERR_EEP_FMT              62 */ "Invalid manufacture revision, expected %c but found
%c",
/* ERR_EEP_BOOTVER          63 */ "Invalid Boot Code revision, expected %d.%d but found
%d.%d",
/* ERR_EEP_CANNOT_WRITE     64 */ "Cannot write to NVRAM",

/* ERR_EEP_CANNOT_READ      65 */ "Cannot read from NVRAM",
/* ERR_BAD_CHECKSUM         66 */ "Invalid Checksum",
/* ERR_BAD_MAGIC_VALUE      67 */ "Invalid Magic Value",
/* ERR_MAC                  68 */ "Invalid MAC address, expected %02X-%02X-%02X-%02X-%02X-
%02X",
/* ERR_BUS                  69 */ "Slot error, expected an UUT to be found at location
%02X:%02X:00",

/* ERR_SPEC_MEM             70 */ "Adjacent memory has been corrupted while testing block
0x%08x-0x%08x\nGot 0x%08x @ address 0x%08x. Expected 0x%08x",
/* ERR_NOT_SUPPORT          71 */ "The function is not Supported in this chip",
/* ERR_BAD_CRC              72 */ "Packets received with CRC error",
/* ERR_MII_ERR_BITS_SET     73 */ "MII error bits set: %04x",
/* ERR_INIT_MAC             74 */ "CPU does not initialize MAC address register
correctly",

/* ERR_FW_FILE_FORMAT       75 */ "Invalid firmware file format",
/* ERR_RESET_TX_CPU         76 */ "Resetting TX CPU Failed",
/* ERR_RESET_RX_CPU         77 */ "Resetting RX CPU Failed",
/* ERR_INVALID_MAC_ADDR     78 */ "Invalid MAC address",
/* ERR_MAC_REG              79 */ "Mac address registers are not initialized correctly",

/* ERR_BOOTCHECKSUM         80 */ "NVRAM Bootstrap checksum error",
/* ERR_VPD_READONLY         81 */ "Write operation changed VPD read only data from %08X to
%08X at %04X",
/* ERR_VPD_READ             82 */ "Cannot read data from VPD address %04X",
/* ERR_MEM_READ             83 */ "Memory read and compare error",
/* ERR_MEM_WRITE            84 */ "Memory write error", /* no longer in use */

/* ERR_PXE_PGM              85 */ "PXE Programming Error",
/* ERR_PXE_VFY              86 */ "PXE Verification Error",
/* ERR_EXT_MEM_EXE_TIMEOUT  87 */ "Cannot execute code from external memory, pc=%08X",
/* ERR_EXT_MEM_SIZE         88 */ "External memory size detection error",
/* ERR_RESET_TIMEOUT        89 */ "Reset Time",

/* ERR_MSI_ERR_NOTCLEAR     90 */ "MSI Error bits are not cleared after reset",
/* ERR_MSI_DATA             91 */ "MSI expected %04X, but read %04X at %08X",
/* ERR_MEM_INIT             92 */ "mem pool initialization failed",
/* ERR_MEM_UNINIT           93 */ "mem pool un-initialization failed",
/* ERR_PCI_REGS_WIDTH       94 */ "Read/Write PCI regs width %d affects wider than
expected at offset 0x%X",

/* ERR_LINK_STATUS          95 */ "Link status error in auto-polling mode",
/* ERR_PHY_INTERRUPT        96 */ "Phy interrupt did not happen",
/* ERR_EEP_BIT_BANG         97 */ "EEprom test fails in bit-bang mode at address %X",
/* ERR_ROM_SIZE             98 */ "ROM size error\nExpected %08X but read %08X at\nROM Bar
(0x30) register with %d written to ROM size reg.(0x88)",
/* ERR_ROM_DATA             99 */ "Data Error\nExpected %08X but read %08X at %08X",

/* ERR_ROM_ENABLE          100 */ "Expansion ROM Desired bit is not set after loading
firmware",

```

```

/* ERR_GPIO                                101 */ "GPIO%d Error, write=%d, read=%d",
/* ERR_GPIO5704                            102 */ "Dev:%d Expected GPIO 0/1/2 = %d/%d/%d, but read as
%d/%d/%d",
/* ERR_BIST_NOT_DONE                       103 */ "Bist test did not complete internally",
/* ERR_BIST_DATA_MISCOMP                   104 */ "Bist data miscompared at bit: %d out: %d exp: %d",

/* ERR_CPU_NO_RESPONSE                     105 */ "No Response from firmware",
/* ERR_CPU_ERR_CODE                        106 */ "%s CPU returned result %d, key = %d",
/* CMD_LOOP                               107 */ "",
/* CMD_SKIP                               108 */ "",
/* CMD_ELSE,                              109 */ "",

/* CMD_ELSEIF,                            110 */ "",
/* CMD_BREAK,                             111 */ "",
/* CMD_ENDWHILE,                          112 */ "",
/* ERR_BYTE,                              113 */ "Byte access error: expected %02x at %08x but got %02x",
/* ERR_WORD,                              114 */ "Word access error: expected %04x at %08x but got %04x",

/* ERR_NO_LINK_DOWN                       115 */ "No link down found",
/* ERR_MISMATCHED_DEVICEID                116 */ "bootcode Image file belongs to %d family, does not
match with board %d",
/* ERR_INVALID_DATA_SIZE                  117 */ "Invalid data size",
/* ERR_MAC_ADDR_ENDED                     118 */ "Runs out of Mac Address",
/* ERR_ILLEGAL_MAC_ADDR                   119 */ "Illegal Mac Address",

/* ERR_BIST_DATA_INVALID                  120 */ "Invalid bist data from buffer at %d",
/* ERR_INVALID_BOND_ID                    121 */ "Invalid bond id",
/* ERR_BAD_CPU_RESET                      122 */ "CPU reset failed, register 5034 is 0x%x",
/* ERR_INCORRECT_VERSION                  123 */ "Incorrect version",
/* ERR_MISMATCH_CFG_VERSION               124 */ "Mismatched CFG and FW Image version",
/* ERR_NOT_SUPP_CFG_BW                    125 */ "Not support ASF_T_VERSION backward compatible",
/* ERR_POST_1G_LB                         126 */ "1G Tx/Rx Lines Have A Short/Open",
/* ERR_DRIVER                             127 */ "Driver %d.%d.%d or later is required to run this
function",
/* ERR_TXDMA_OVERFLOW                     128 */ "TxDMA Overflow",
/* ERR_RXDMA_OVERFLOW                     129 */ "RxDMA Overflow",
/* ERR_DRIVER_BAD_STATUS                  130 */ "Driver returned error status",
/* ERR_INVALID_HANDLE                     131 */ "Invalid Handle",
/* ERR_SOCKET                             132 */ "Socket open error%d %s",
/* ERR_SIOCGIFINDEX                       133 */ "ioctl(): SIOCGIFINDEX failed",
/* ERR_BIND                               134 */ "bind() failed: %s",
/* ERR_SETSOCKOPT                          135 */ "setsockopt() failed:%d %s",
/* ERR_FCNTL                              136 */ "fcntl() failed:%d %s",
/* ERR_SEND                               137 */ "send() failed (cnt=%d): %d %s",
/* ERR_RECEIVE                            138 */ "recvfrom() failed (cnt=%d): %d %s",
/* ERR_FALSE_CARRIER                     139 */ "Error! False Carrier Detected During The Test",
/* ERR_INV_OPT                             140 */ "Invalid Options",
/* ERR_INV_DEV                             141 */ "Found Rv = %s, Expected Rv = %s due to -ckdev value",
/* ERR_IRQ                                142 */ "Invalid IRQ %d",
/* ERR_TIMEOUT                            143 */ "Timeout",
/* ERR_PKT_DATA                           144 */ "Packet data error at offset %d, expected %02X but
received %02X",
/* ERR_MAC_ZERO                           145 */ "Zero Mac Address in Mac Register\n",
/* ERR_MAC_MIS_REG                         146 */ "Mac Address MisMatch: Got %02X-%02X-%02X-%02X-%02X-
%02X.\n",

};

```


7 TCL Environment Variables

The B57diag utility provides numerous environment settings for users to develop their own testing and configuration scripts. Tcl environment variables are accessed using the syntax `$::<array_name>(<array_idx>)`.

7.1 nx1

This variable maintains information for the currently selected device. Note that these variables are meant to be read-only, and they will change as users switch from one device to another.

- `$::nx1(BASE_ADDR)` – the base address of the selected device (e.g. 0xffbe0000)
- `$::nx1(BASE_ADDR_HIGH)` – the top 32 bits of the base address of the selected device (e.g. 0x0)
- `$::nx1(BASE_ADDR_LOW)` – the bottom 32 bits of the base address of the selected device (e.g. 0xffbe0000)
- `$::nx1(BUS)` – the bus, device, and function number of the selected device (e.g. “00:0b:0”)
- `$::nx1(BUS_TYPE)` – the type of PCI bus on which the selected device resides (e.g. PCIX-64, PCIE-1)
- `$::nx1(PCI_SPEED)` – the speed of the PCI bus on which the selected device resides (e.g. 250➔2.5G, 500➔5.0G, 33➔33MHz, 66➔66MHz)
- `$::nx1(CHIP_BUILD)` – always “ASIC”
- `$::nx1(CHIP_REV)` – the chip revision of the selected device (e.g. “A0”)
- `$::nx1(CPU)` – always “Rx”
- `$::nx1(DEV)` – currently selected device (value = 0, 1, ...)
- `$::nx1(DIAG_VER)` – the version of this diagnostic program in string (e.g. “14.65”)
- `$::nx1(DRV_VER)` – the version of the tg3d driver in string (e.g. “3.119r”)
- `$::nx1(FW_TYPE)` – the type of the firmware residing in the selected device (e.g. “BC”, “HWSB”, “SB” or “SBII”)
- `$::nx1(FW_VER)` – the version of the firmware residing in the selected device (e.g. “1.36”)
- `$::nx1(IRQ)` – the IRQ number for the selected device (e.g. 0x5)

- `$::nx1(MAC_ADDR)` – the MAC address of the selected device (e.g. “001018010B23”)
- `$::nx1(MBA)` – an indicator of whether or not MBA is installed and enabled on the selected device (e.g. 1 ➔ enabled)
- `$::nx1(MBA_SPEED)` – the speed of MBA (e.g. “auto”, “10 HD”, etc.)
- `$::nx1(MBA_VER)` – the version of MBA image installed on the device (e.g. “1.1.2”).
- `$::nx1(NVM_SIZE)` – the flash size on the selected device (e.g. 135168).
- `$::nx1(PHY_TYPE)` – the PHY medium type of the device (e.g. “COPPER”, “SERDES”)
- `$::nx1(PORT)` – indicates the port index of the multi-port device (e.g. 0 ➔ port 0, 1 ➔ port 1, 2 ➔ port 2, 3 ➔ port 3)
- `$::nx1(PORT_CNT)` – the number of ports of the selected device (e.g. 0x2 for BCM5718, 0x4 for BCM5719)
- `$::nx1(SSID)` – the PCI subsystem ID of the device (e.g. 0x164a)
- `$::nx1(SVID)` – the PCI subsystem vendor ID of the device (e.g. 0x14e4)
- `$::nx1(VID)` – the PCI vendor ID of the device (e.g. 0x14e4)
- `$::nx1(DID)` – the PCI device ID (e.g. 0x16B4)
- `$::nx1(TOTAL_DEV)` – total number of NX1 devices (e.g. 3)
- `$::nx1(MFW)` – an indicator of whether management firmware is installed on the selected device (e.g. 1 ➔ enabled).
- `$::nx1(ASF_VER)` – the version of the IPMI firmware residing in the selected device (e.g. “7.1.2”)
- `$::nx1(UMP_VER)` – the version of the UMP firmware residing in the selected device – (NOT IMPLEMENTED)
- `$::nx1(IPMI_VER)` – the version of the IPMI firmware residing in the selected device (e.g. 8.05)
- `$::nx1(NCSI_VER)` – the version of the NCSI firmware residing in the selected device .
- `$::nx1(DASH_VER)` – the version of the DASH firmware residing in the selected device (e.g. 1.30.0.0)
- `$::nx1(WOL)` – an indicator of whether or not WOL is enabled on the selected device (e.g. 0 ➔ disabled)

7.2 sys

The sys environment variable is used to maintain state information utilized by B57diag. Note that changing any of these variables will changes the behavior of B57diag.

- \$sys(ARGS) – stores the arbitrary argument for any internal test scripts to use. The command line switch “-arg”, followed by a string, must be included at the time when B57ldiag is invoked.

8 BIN FILE HISTORY

Filename	Version
ad5720.bin	v2.1.3
ad5719.bin	v2.1.1
ad5717.bin	v2.1.3
ad5761.bin	v2.0.3
apediag.bin	v2.0.1
cpu05.bin	v3.4
cpu14a.bin	v3.4
cpu14b.cin	v3.4
cpu.bin	v3.0
cpudg05.bin	v3.0
cpudiag.bin	v3.0
cpume.bin	v3.4
cpumem.bin	N/A
cpusc.bin	v4.3
cpusd.bin	v4.2
cpusj.bin	v3.4
cpust.bin	v4.5
flshd14a.bin	v3.4
flshd14b.bin	v3.4
flshdg05.bin	v3.0
flshdg5x.bin	v3.0
flshdgsc.bin	v3.7
flshdgsd.bin	v3.6
flshdgsj.bin	v3.3
flshdgst.bin	v3.7
flshdgtc.bin	v3.7
flshdiag.bin	v3.0